中图网

>

计算机理论

网上多核/众核系统的网络结构和映射算法(英文版)

作者：胡威，施青松，王永浩

出版社：科学出版社出版时间：2020-05-01

开本：其他页数： 112

本类榜单：计算机/网络销量榜

预估到手价¥69.7(7.1折)?

预估到手价是按参与促销活动、以最优惠的购买方案计算出的价格（不含优惠券部分），仅供参考，未必等同于实际到手价。

距结束还有

00:00:00

中图价:¥77.4(7.9折)定价 ~~¥98.0~~ 登录后可看到会员价

促销活动:

年中庆第一波|全场百万图书折上9折

加入购物车收藏

运费6元，全场折上9折期间 满39元包邮

?快递不能达地区使用邮政小包，运费14元起

云南、广西、海南、新疆、青海、西藏六省，部分地区快递不可达

本类五星书更多>

>
全国计算机等级考试最新真考题库模拟考场及详解·二级MSOffice高级应用

全国计算机等级考试最新真考题库模拟考场及详解·二级MSOffice高级应用

¥11.3¥45
>
决战行测5000题(言语理解与表达)

决战行测5000题(言语理解与表达)

¥28.2¥88
>
软件性能测试.分析与调优实践之路

软件性能测试.分析与调优实践之路

¥55.2¥69
>
第一行代码Android

第一行代码Android

¥76.2¥99
>
C Primer Plus 第6版中文版

C Primer Plus 第6版中文版

¥75.6¥108
>
深度学习

深度学习

¥82.3¥168
>
MATLAB计算机视觉与深度学习实战-赠在线交流卡和本书源码

MATLAB计算机视觉与深度学习实战-赠在线交流卡和本书源码

¥43.5¥79

商品详情
商品评论(0条)

中图价:¥77.4 加入购物车

版权信息
内容简介
目录

微信公众号

网上多核/众核系统的网络结构和映射算法(英文版) 版权信息

ISBN：9787030644169
条形码：9787030644169 ; 978-7-03-064416-9
装帧：平装
册数：暂无
重量：暂无
所属分类：
计算机/网络
>
计算机理论

网上多核/众核系统的网络结构和映射算法(英文版) 内容简介

Chip multiprocessors have been the mainstream in computer architecture. Such processors have more than one core on a single chip to obtain higher performance and lower power consumption. However， when more and more cores are integated onto the chip， the increasing number of cores makes the communication become the center of the on-chip architecture. It has become a new challenge on how to utilize these integrated cores in a single area with high efficiency. This book provides the explorative research on the above problems. There are four main topics discussed in this book. The first is the hybrid on-chip structure， which consists of the on-chip network and the on-chip bus. The bus is used to connect the local neighbours， and the network is used to connect the remote nodes. And then this book provides discussions on on-chip structure and optimizations including the dynamic reconfigurable network， the design of critical path-driven routers and the transmission bypass optimization. They are used to achieve better performance. The third topic focuses on the on-chip memory design， which is called the on-chip networked memory system. The memories are connected by the network with distributed memory management units. At last， the mapping algorithms are discussed， which aim to map the tasks to the on-chip cores with high efficiency and low-power consumption. This book has provided some works innetwork-based manycore systems. The designs and algorithms provided in this book are potential solutions for multicore/manycore architecture. It can be used as the reference for future work and for the researchers who focus on the computer architecture.

网上多核/众核系统的网络结构和映射算法(英文版) 目录

ContentsPreface1 Introduction to NoC 11.1 Development of Computer Architecture 11.2 Chip Multiprocessor 31.3 On-chip Structure and NoC 61.4 Summary 102 Hybrid Network and Bus On-Chip Interconnection 112.1 Introduction 112.2 Hybrid On-chip Interconnection with NoC and the Bus 132.2.1 Motivation 132.2.2 On-Chip Structure 142.2.3 Support for Thread Scheduling 152.2.4 Experiments and Results 162.3 Dynamic Configurable On-Qiip Network with the Hybrid Bus and Networks 182.3.1 Motivation 182.3.2 Bus/NoC Hybrid Interconnection 192.3.3 Component Design 212.3.4 Experiment and Results 232.4 Summary 283 On-Chip Structure and Optimizations 303.1 Introduction 303.2 Dynamic Reconfigurable Networks for I/O-Supported Parallel Applications 313.2.1 Background 313.2.2 Architecture Design 333.2.3 Implementation 373.2.4 Experiments and Analysis 423.3 Critical Path-Driven Routers for the On-Chip Network 463.3.1 Background 463.3.2 Motivation 483.3.3 Architecture 513.3.4 Implementation 533.3.5 Experiments and Analysis 563.4 Transmission Bypass Optimization for On-Chip Cores 603.4.1 Background 603.4.2 Motivation 613.4.3 Design 623.4.4 Implementation 653.4.5 Experiments and Analysis 683.5 Summary 754 On-Chip Networked Memory System for NoC 774.1 Introduction 774.2 Network Main Memory Architecture for NoC 784.2.1 Background 784.2.2 Motivation 804.2.3 Basic NMM Architecture 814.2.4 Management of NMM and Software Model 854.2.5 Experiments and Analysis 874.3 Distributed Memory Management Units Architecture for NoC 944.3.1 Background 944.3.2 Motivation 984.3.3 Architecture Model 1004.3.4 Experiments and Analysis 1044.4 Summary 1085 Efficient Task Mapping Algorithm with Low-Power Design for NoC 1105.1 Introduction 1105.2 Efficient Task Mapping Algorithm with Power-Aware Optimization for NoC 1115.2.1 Background Ill5.2.2 Motivation 1125.2.3 System Model 1145.2.4 Proposed Algorithm Design 1195.2.5 Experiments and Analysis 1295.3 Energy-Efficient Design of the Microkernel-Based On-Chip OS for NoC 1335.3.1 Background 1335.3.2 Motivation 1345.3.3 Design Overview 1365.3.4 Distributed On-Chip Operating System 1395.3.5 Experimental Results and Analysis 1445.4 Summary 1516 Conclusions 153References 156

展开全部

商品评论(0条)

写书评赚书币

暂无评论……

书友推荐